summary refs log tree commit diff
path: root/gnu/packages
diff options
context:
space:
mode:
authorEfraim Flashner <efraim@flashner.co.il>2019-01-14 10:03:41 +0200
committerEfraim Flashner <efraim@flashner.co.il>2019-01-14 15:07:42 +0200
commitfdeb2def6a65887113ce77af1be1fef4d156caa7 (patch)
treece2c079925d96814bda1a0100bd00a151fdb102a /gnu/packages
parentb5baf9529e65c2aff07375e26d5c860b68ca0bb9 (diff)
downloadguix-fdeb2def6a65887113ce77af1be1fef4d156caa7.tar.gz
gnu: opencv: Update configure flags.
* gnu/packages/image-processing.scm (opencv)[arguments]: Don't use
precompiled headers. Enable all available CPU optimizations.
Diffstat (limited to 'gnu/packages')
-rw-r--r--gnu/packages/image-processing.scm5
1 files changed, 3 insertions, 2 deletions
diff --git a/gnu/packages/image-processing.scm b/gnu/packages/image-processing.scm
index a27da6a43b..792259c087 100644
--- a/gnu/packages/image-processing.scm
+++ b/gnu/packages/image-processing.scm
@@ -237,16 +237,17 @@ integrates with various databases on GUI toolkits such as Qt and Tk.")
        (list "-DWITH_IPP=OFF"
              "-DWITH_ITT=OFF"
              "-DWITH_CAROTENE=OFF" ; only visible on arm/aarch64
+             "-DENABLE_PRECOMPILED_HEADERS=OFF"
 
              ;; CPU-Features:
              ;; See cmake/OpenCVCompilerOptimizations.cmake
              ;; (CPU_ALL_OPTIMIZATIONS) for a list of all optimizations
              ;; BASELINE is the minimum optimization all CPUs must support
              ;;
-             ;; DISPATCH is the list of optional dispatches
+             ;; DISPATCH is the list of optional dispatches. We add them all.
              "-DCPU_BASELINE=SSE2, NEON"
 
-             "-DCPU_DISPATCH=SSE3,SSSE3,SSE4_1,SSE4_2,AVX,AVX2"
+             "-DCPU_DISPATCH=NEON;VFPV3;FP16;SSE;SSE2;SSE3;SSSE3;SSE4_1;SSE4_2;POPCNT;AVX;FP16;AVX2;FMA3;AVX_512F;AVX512_SKX"
              ,@(if (string-prefix? "x86_64" (or (%current-target-system)
                                                 (%current-system)))
                    '("-DCPU_DISPATCH_REQUIRE=SSE3,SSSE3,SSE4_1,SSE4_2,AVX,AVX2")