index
:
~cnx/roux
this commit
main
Alternative QBE compiler
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lisc
/
lisc.h
Age
Commit message (
Expand
)
Author
2015-09-15
get rid of OTrunc
Quentin Carbonneaux
2015-09-15
add a size to all operations (wip)
Quentin Carbonneaux
2015-09-15
make spiller aware of parallel assignments
Quentin Carbonneaux
2015-09-15
remove non-critical diagnostics
Quentin Carbonneaux
2015-09-15
add truncation operation
Quentin Carbonneaux
2015-09-15
new NAlign constant and fix frame size computation
Quentin Carbonneaux
2015-09-15
move spill and emit to the new slot system
Quentin Carbonneaux
2015-09-15
add sign/zero extension operations
Quentin Carbonneaux
2015-09-15
add the mul instruction
Quentin Carbonneaux
2015-09-15
replace RMem refs with an OAddr opertation
Quentin Carbonneaux
2015-09-15
compile branches on and using test
Quentin Carbonneaux
2015-09-15
tentative support for fast allocs
Quentin Carbonneaux
2015-09-15
major lifting: get rid of RReg
Quentin Carbonneaux
2015-09-15
add basic support for stack allocation
Quentin Carbonneaux
2015-09-15
split store into store{w,l}
Quentin Carbonneaux
2015-09-15
prefix register macros
Quentin Carbonneaux
2015-09-15
cosmetics
Quentin Carbonneaux
2015-09-15
simplify parsing
Quentin Carbonneaux
2015-09-15
add nmem to opdesc for use in the spiller
Quentin Carbonneaux
2015-09-15
add some load/store operations
Quentin Carbonneaux
2015-09-15
jez becomes jnz, complete cmp+jmp contraction
Quentin Carbonneaux
2015-09-15
implement smarter compare+branch
Quentin Carbonneaux
2015-09-15
split cmp in two sizes
Quentin Carbonneaux
2015-09-15
fix two bugs in isel
Quentin Carbonneaux
2015-09-15
quick fix for comparisons with constants
Quentin Carbonneaux
2015-09-15
start work on comparisons
Quentin Carbonneaux
2015-09-15
use correct sizes during reg allocation
Quentin Carbonneaux
2015-09-15
use a new Ref type for registers
Quentin Carbonneaux
2015-09-15
avoid name conflicts in enums
Quentin Carbonneaux
2015-09-15
start change of representation for registers
Quentin Carbonneaux
2015-09-15
start work on word/long handling
Quentin Carbonneaux
2015-09-15
replace IA with X for x64 instructions
Quentin Carbonneaux
2015-09-15
avoid keyword clash by using cons for constants
Quentin Carbonneaux
2015-09-15
clean the commutativity + fix bug in emit
Quentin Carbonneaux
2015-09-15
start improving constants support
Quentin Carbonneaux
2015-09-15
add a code emitter for at&t syntax
Quentin Carbonneaux
2015-09-15
add crippled dce to the allocator
Quentin Carbonneaux
2015-09-15
complete a crude register allocator
Quentin Carbonneaux
2015-09-15
initiate work on reg allocation
Quentin Carbonneaux
2015-09-15
finish spiller, now needs testing!
Quentin Carbonneaux
2015-09-15
add more printing support
Quentin Carbonneaux
2015-09-15
add slot addressing and some more spilling
Quentin Carbonneaux
2015-09-15
prepare for block processing
Quentin Carbonneaux
2015-09-15
rework spilling code for jump arguments
Quentin Carbonneaux
2015-09-15
improve output, add debug array
Quentin Carbonneaux
2015-09-15
attempt more correct loop marking
Quentin Carbonneaux
2015-09-15
rework liveness to compute reg pressure
Quentin Carbonneaux
2015-09-15
start work on spiller
Quentin Carbonneaux
2015-09-15
single bit bitfield needs to be unsigned
Quentin Carbonneaux
2015-09-15
fix small type issues
Quentin Carbonneaux
[prev]
[next]